



rentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: V420H2 **SUFFIX: L05**

Customer:	LG
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	our confirmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Carlos Lee

Version 2.0 Date: 21 Feb 2011





CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	5
2. ABSOLUTE MAXIMUM RATINGS	6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
2.2 PACKAGE STORAGE	
2.3 ELECTRICAL ABSOLUTE RATINGS	7
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT LCD MODULE	8
3.2 BACKLIGHT UNIT	11
4. BLOCK DIAGRAM OF INTERFACE	14
4.1 TFT LCD MODULE	14
5. INTERFACE PIN CONNECTION	15
5.1 TFT LCD MODULE	15
5.2 BACKLIGHT UNIT	
5.3 INVERTER UNIT	19
5.4 BLOCK DIAGRAM OF INTERFACE	20
5.5 LVDS INTERFACE	21
6. INTERFACE TIMING	25
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	25
7. OPTICAL CHARACTERISTICS	28
7.1 TEST CONDITIONS	28
7.2 OPTICAL SPECIFICATIONS	29
8. DEFINITION OF LABELS	32
8.1 CMI MODULE LABEL	32
9. PACKAGING	33
9.1 PACKING SPECIFICATIONS	33
9.2 PACKING METHOD	33
10. International Standard	35
10.1 Safety	35
10.2 EMC	35
11. PRECAUTIONS	36
11.1 ASSEMBLY AND HANDLING PRECAUTIONS	36
11.2 SAFETY PRECAUTIONS	36

Version 2.0

2

Date: 21 Feb 2011





12. MECHANICAL CHARACTERIST	103	

Version 2.0 Date: 21 Feb 2011 3





REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 2.0	Dec. 17, 2010	All	All	The specification was first issued.
	Dec. 29, 2010	8	3.1	$ m V_{ID}(min)$
		12	3.2.2	PWM Delay Time
		17	5.1	Note(8)
	Feb. 21, 2011	37-38	12	Mechanical characteristics



PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H2- L05 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight and 2ch-LVDS interface.

This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The inverter module for backlight is built-in.

1.2 FEATURES

- -High brightness (400 nits)
- Ultra-high contrast ratio (2500:1)
- Faster response time (gray to gray average 8 ms)
- High color saturation NTSC 72% (72%)
- Ultra wide viewing angle : 176(H)/176(V) (CR≥20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Low color shift function

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24 (H) x 523.26 (V) (42" diagonal)	mm	(1)
Bezel Opening Area	939 (H) x 531 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally Black	-	
Surface Treatment	Anti-Glare Coating (Haze 11%)	_	
ounace freatment	Hard Coating (3H)	_	

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	ı	983	-	Mm	(1)
Madula Cina	Vertical(V)	-	576	-	Mm	(1)
Module Size	Depth(D)	-	35.1	-	Mm	To Rear Plane
	Depth(D)		51.6		mm	To Inverter Cover
Weight			9850			

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.





PRODUCT SPECIFICATION

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit Note C (1) C (1), (2) G (3), (5) G (4), (5)	Linit	Noto	
item	Symbol	Min.	Max.	5	Note		
Storage Temperature	T _{ST}	-20	+60	ပ္	(1)		
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)		
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)		
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)		

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.0 Date: 21 Feb 2011







2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Cumbal	Va	lue	Unit	Note	
litem	Symbol	Min.	Max.	Ullit		
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Val	ue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	V_W	-	3000	V_{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) The control signals include On/Off Control, Internal PWM Control, External PWM Control.

Version 2.0 Date: 21 Feb 2011





3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE

Ta = 25 ± 2 °C

	_	Davamatar			Value	Unit	Note		
	Parameter			Min.	Тур.			Max.	
Power Su	Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Curi	rent		I _{RUSH}	_	_	2.73	Α	(2)	
		White Pattern	_	_	8.88	10.56	W		
Power cor	nsumption	Horizontal Stripe	_	_	11.04	13.44	W	(3)	
		Black Pattern	_	_	6	7.2	W		
		White Pattern	_	_	0.74	0.88	Α		
		Horizontal Stripe	_		0.92	1.12	Α	(4)	
		Black Pattern	_	-	0.5	0.6	Α		
	Differential In Threshold Vo		V _{LVTH}	+100	_	_	mV		
	Differential In	Differential Input Low Threshold Voltage			_	-100	mV		
LVDS interface		Common Input Voltage		1.0	1.2	1.4	V	(5)	
	Differential in (single-end)	Differential input voltage (single-end)		180	_	600	mV		
		Terminating Resistor			100	=	ohm		
CMIS	Input High Th	reshold Voltage	V _{IH}	2.7	_	3.3	V		
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V		


Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:






PRODUCT SPECIFICATION




Vcc rising time is 470us



Note (3) The Specified Power consumption is under XXX pattern.


Note (4) The specified power supply current is under the conditions at Vcc =12V, Ta = 25 ± 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.




The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited







Note (5) The LVDS input characteristics are as follows:







3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Daramatar	Cumbal		Value		Linit	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	V_L	ī	990	-	V_{RMS}	
Lamp Current	ΙL	9.0	9.5	10.0	mA_{RMS}	(1)
Lamp Turn On Voltage	W	-	-	1640	V_{RMS}	Ta = 0 °C (2)
Lamp rum On voltage	Vs	-	-	1370	V_{RMS}	Ta = 25 °C (2)
Operating Frequency	F_L	40	-	70	KHz	(3)
Lamp Life Time	L_BL	50,000	60,000	-	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

		`	,			
Parameter	Symbol		Value		Unit	Note
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Total Power Consumption	P ₂₅₅	-	110	115	W	(5), (6), I _L =9.5mA
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Power Supply Current	I _{BL}	-	4.58	4.8	Α	Non Dimming
Input Inrush Current	-	-	-	7.12	A _{peak}	V _{BL} =24V,(IL=typ) (7)
Input Ripple Noise	-	-		912	mV _{P-P}	V _{BL} =22.8V
Oscillating Frequency	F _W	39	42	45	kHz	(3)
Dimming frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	-	10	-	%	

- Note (1) Lamp current is measured by utilizing AC current probe.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2°C and I_L = 9.0~ 10.0mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 9.8 mA and lighting 30 minutes later.
- Note (7) The duration of Input Inrush Current is about VBL Rising Time 30ms.

Version 2.0 11 Date: 21 Feb 2011





3.2.3 INVERTER INTERFACE CHARACTERISTICS

_ ,			Test		Value			
Paramete	r	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	1/	_	2.0	_	5.0	V	
On/On Control voltage	OFF	V_{BLON}		0	_	8.0	V	
Internal PWM Control	MAX	\/	_	3.15	3.3	3.45	V	Maximum duty ratio
Voltage	MIN	V_{IPWM}		_	0	_	V	Minimum duty ratio
External PWM Control	HI	V_{EPWM}	_	2.0	_	5.0	V	Duty on
Voltage	LO	V EPWM		0	_	8.0	V	Duty off
Error Signal		ERR		_	_	_	٧	
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V _{BL}
Control Signal Rising Tir	ne	Tr	_	_	_	100	ms	
Control Signal Falling Tir	ne	Tf	_	_	_	100	ms	
PWM Signal Rising Time)	T_{PWMR}	_	_	_	50	us	
PWM Signal Falling Time	Э	T _{PWMF}	_	_	_	50	us	
Input impedance		R _{IN}	_	1	-	_	ΜΩ	
PWM Delay Time		T_PWM	_	1			ms	
PLON Dolov Timo		T _{on}	_	300	_	_	ms	
BLON Delay Time		T _{on1}	_	300		_	ms	
BLON Off Time		Toff	_	300		_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON

Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL

Version 2.0 12 Date: 21 Feb 2011












4. BLOCK DIAGRAM OF INTERFACE



Version 2.0 14 Date: 21 Feb 2011





5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

CNF1 B-F 107C51-0000RA-G4 (Starconn)

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(5)
8	N.C.	No Connection	(2)
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)(8)
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(7)
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	(7)
20	ECLK+	Even pixel Positive LVDS differential clock input.	(7)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
24	N.C.	No Connection	(0)
25	N.C.	No Connection	(2)
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(7)
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	

Version 2.0 Date: 21 Feb 2011 15






PRODUCT SPECIFICATION

33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	(7)
36	OCLK+	Odd pixel Positive LVDS differential clock input	(7)
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(7)
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) LVDS connector pin order defined as follows



- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

Version 2.0 16 Date: 21 Feb 2011









PRODUCT SPECIFICATION

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



Note (6) ODSEL signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel

Note (8) There is no problem if customer use it only GND/NC not related on frame rate.






5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink







5.3 INVERTER UNIT

CN1:CI0114M1HR0-LA (Cvilux)

Pin №	Signal name	Feature
1		
2		
3	V_{BL}	+24 V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	ERR	Normal (GND) Abnormal(Open collector)
12	BLON	BL ON/OFF
13	I_PWM	Internal PWM Control
14	E_PWM	External PWM Control

Note (1) PIN 12:External PWM Control (Use Pin 14): Pin 13 must open.

Note (2) PIN 13:Intermal PWM Control (Use Pin 13): Pin 14 must open.

Note (3) Pin 14(E_PWM) and Pin 13(I_PWM) can't open in same period.


CN2-CN7: CP042EP1MFB-LF(Cvilux)

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

Version 2.0 19 Date: 21 Feb 2011







Version 2.0 20 Date: 21 Feb 2011



ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE: Data enable signal

DCLK: Data clock signal


Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)








PRODUCT SPECIFICATION

JEDIA LVDS format: (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L"





5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

data in	put.																								
												Da	ata	Sigr	nal										
	Color				Re	ed							G	reer	า						Bli	Je			
	Color	R7	R6	R5	R4	R3	R2	R1	R0	G 7	G 6	G 5	G 4	G3	G2	G1	G0	B 7	В6	В5	В4	ВЗ	В2	B 1	B 0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Neu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Orcon	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Scale	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:

Version 2.0 23 Date: 21 Feb 2011



Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0 24 Date: 21 Feb 2011





PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(2)
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	-	F _{clkin} +2%	MHz	(2)
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	(3)
LVDS	Setup Time	Tlvsu	600	-	_	ps	
Receiver Data	Hold Time	Tlvhd	600		-	ps	
	Frame Rate	F _{r5}	47	50	53	Hz	
Vertical	Traine Nate	F _{r6}	57	60	63	Hz	
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	_
	Blank	Tvb	35	45	55	Th	_
Horizontal	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb
Active	Display	Thd	960	960	960	Тс	_
Display Term	Blank	Thb	90	140	190	Тс	_

Note (1) Please make sure the range of frame rate has follow the below equation:

 $Fr(max) \ge Fclkin / Tv \times Th \le Fr(min)$

Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$




Version 2.0 25 Date: 21 Feb 2011





Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.








6.2 POWER ON/OFF SEQUENCE (Ta = 25 ± 2 °C)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.






7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	оС		
Ambient Humidity	На	%RH			
Supply Voltage	VCC	12	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
Lamp Current	IL	9.5	mA		
Vertical Frame Rate	Fr	60	Hz		

Note : No guarantee level of water flow

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.



]



PRODUCT SPECIFICATION

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

It	em	Symbol	bol Condition		Тур.	Max.	Unit	Note
Contrast Ratio		CR		1500	2500	-	-	Note (2)
Response Time		Gray to gray		-	8	16	ms	Note (3)
Center Luminance of White White Variation Cross Talk		LC		320	400	-	cd/m ²	Note (4)
		δW		-	-	1.3		Note (6)
		СТ		-	-	4	%	Note (5)
Color Chromaticity	Red	Rx			0.633		-	
		Ry	θx=0°, θy =0° Viewing angle		0.323		-	
	Green	Gx	at normal direction		0.290		-	
		Gy		Тур.	0.600	Тур	-	
	Blue	Вх		- 0.03	0.148	+ 0.03	-	-
		Ву			0.048		-	
	White	Wx			0.280		-	
		Wy			0.290		-	
	Color Gamut	C.G			72	-	%	NTSC
Viewing Angle	Horizontal	θ x +		80	88	-		
		θх-		80	88	-	Deg.	Note (1)
	Vertical	θΥ+	CR≥20	80	88	-		
		θΥ-		80	88	-		

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

Version 2.0

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = $\frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).


Date: 21 Feb 2011

29



Note (3) Definition of Gray-to-Gray Switching Time:





The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255. Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

L_C = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)










Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V420H2-L05
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4....2010=0, 2011=1, 2012=2....

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1^{st} to 31^{st} , exclude I ,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Version 2.0 32 Date: 21 Feb 2011





9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions : 1085(L)x296(W)x653(H)mm
- (3) Weight: Approx. 44 Kg(4 modules per carton)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method





Sea / Land Transportation (40ft HQ / 40ft Container) Air Transportation




Figure.10-2 packing method





10. International Standard

10.1 Safety

- (1) UL 60950-1, UL 60065: Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1:2005, IEC 60065:2001+ A1:2005; Standard for Safety of International Electrotechnical Commission.
- (3) EN 60950:2006+ A11:2009, EN60065:2002 + A1:2006 + A11:2008; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety Technology Equipment Including Electrical Business Equipment.

10.2 EMC

- (1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHZ. "Anerican National standards Institute(ANSI)
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "International Special committee on Radio Interference.
- "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "European Committee for Electortechnical Standardization.(CENELEC)





11. PRECAUTIONS

11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED light bar will be higher than that of room temperature.


11.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.






12. MECHANICAL CHARACTERISTICS



Version 2.0 37 Date: 21 Feb 2011







Version 2.0 38 Date: 21 Feb 2011





Appendix A : Reliability Test Items

	Test item	Q'ty	Condition
1	High temperature storage test	3	60°C,240hrs
2	Low temperature storage test	3	-20°C ,240hrs
3	High temperature operation test	3	50℃,240hrs
4	Low temperature operation test	3	0°C,240hrs
5	Vibration test(non-operation)	3	10 ~ 200Hz, 1G, 10 minutes for 1 cycle, X, Y, Z, each direction for 1 time. (Test environment: 25°ℂ)
6	Shock test(non-operation)	3	50G, 11 ms, half sine wave, ±X, ±Y, ±Z direction, each direction for 1 time. (Test environment: 25°€)
7	Package Vibration	1BOX	1.14Grms Random frequency 1~200Hz 30min/Bottom, 15min/Right-Left, 15min/Front-Back
8	Package Drop	1BOX	1corner, 3edges, 6faces (1 time/direction), 44.01KG 31CM
9	Altitude Test	3	10,000Ft, 24hrs
10	Altitude Storage	3	30,000Ft,24hrs